projects / linux / .git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1555d20) | patch
mlxsw: reg: Add counter fields to RITR register
authorArkadi Sharshevsky <arkadis@mellanox.com>
Tue, 28 Mar 2017 15:24:11 +0000 (17:24 +0200)
committerDavid S. Miller <davem@davemloft.net>
Wed, 29 Mar 2017 00:11:54 +0000 (17:11 -0700)
commit0f630fcbe5409aaab1a29b48434b28f41bc360ff
treec39071828e549a5a1dc337a55cfd855c1b164c8dtree | snapshot
parent1555d204e743b6956d2be294a317121f6112238dcommit | diff
mlxsw: reg: Add counter fields to RITR register

Update RITR for counter support. This allows adding counters for
ASIC's router ports.

Signed-off-by: Arkadi Sharshevsky <arkadis@mellanox.com>
Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/reg.h diff | blob | history
https://github.com/torvalds/linux.git